Syntax error near in Verilog?

There is an inexplicable error when writing the code while learning FPGA, syntax Error near?In any case, I did not find out what the error was. Later, I found that there was an error in the input in Chinese and English. The colon “:” should have been in English, but I typed the colon “:” in Chinese.
is ok after modification.


Read More: